















































Problem: Introducing an asynchronous signal into a digital {synchronized} system, using Flip-Flops. The outcome is Intermittent or random failures during operation.

How to avoid metastability in ICs: Add an additional Flip Flop in the design to Synchronize the incoming asynchronous signal with the new clock domain, which will reduce the Mean-Time-Between-Failure [MTBF].



Resolve Time: The amount of time the Flip Flop's output must return to a valid level before it's used. This is 1/{clock frequency} - path delay. The output must be valid by the next clock, minus any chip or routing delay.

Path Delay = Tcko + Troute + Tsu;

.... Tcko = Clock to Output time of the flip flop,

.... Troute = Any trace delay between the the Q of the flip flop and the next device reading that data,

.... Tsu = any Set-Up time required by the next device reading the data.

Skew {Clock or data}: The change in time of one signal compared to another, caused by timing delays or propagation delays. ~The timing differences developed by different devices performing the same function.

Ambiguity: The uncertainty in the amount of time it takes for a valid logic signal to change from one state to another.

Metastability Window: The specific length of time, during which both the data and clock should not occur. If both signals do occur, the output may go metastable.





























The probability of escape from metastability with time is given by:

 $P_e(t) = 1 - e^{\frac{-t}{\tau}}$

This function does not change with the addition of noise because of the uniform distribution of initial conditions.

For each noise contribution that moves a trajectory away from metastability, there will, on average, be another compensating noise contribution that moves a trajectory towards metastability. The result, in a statistical measurement, is that the event histogram will be unchanged EE141







